
2001 Microchip Technology Inc.
Advance Information
DS39541A-page 291
PIC18C601/801
FIGURE 22-21:
USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING
TABLE 22-20: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS
FIGURE 22-22:
USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING
TABLE 22-21: USART SYNCHRONOUS RECEIVE REQUIREMENTS
121
120
122
RC6/TX/CK
RC7/RX/DT
pin
Param
No.
Symbol
Characteristic
Min
Max
Units
Conditions
120
TckH2dtV SYNC XMIT (Master & Slave)
Clock high to data-out valid
PIC18C601/801
—
40
ns
PIC18LC601/801
—
100
ns
121
Tckrf
Clock out rise time and fall time
(Master mode)
PIC18C601/801
—
20
ns
PIC18LC601/801
—
50
ns
122
Tdtrf
Data-out rise time and fall time
PIC18C601/801
—
20
ns
PIC18LC601/801
—
50
ns
125
126
RC6/TX/CK
RC7/RX/DT
pin
Param
No.
Symbol
Characteristic
Min
Max
Units
Conditions
125
TdtV2ckl
SYNC RCV (Master & Slave)
Data-hold before CK
↓ (DT hold time)
10
—
ns
126
TckL2dtl
Data-hold after CK
↓ (DT hold time)
15
—
ns